

1. General description

Planar passivated high commutation three quadrant triac in a SOT186A (TO-220F) "full pack" plastic package. The "series D" triac balances the requirements of commutation performance and gate sensitivity. This "very sensitive gate" "series D" is intended for interfacing with low power drivers including microcontrollers.

2. Features and benefits

- 3Q technology for improved noise immunity
- Direct interfacing with low power drivers and microcontrollers
- Good immunity to false turn-on by dV/dt
- High commutation capability with very sensitive gate
- High voltage capability
- Isolated mounting base package
- Planar technology for voltage ruggedness and reliability
- Triggering in three quadrants only
- Very sensitive gate for easy logic level triggering

3. Applications

- General purpose motor controls
- Large and small appliances (White Goods)
- Loads such as contactors, circuit breakers, valves, dispensers and door locks
- Lower-power highly inductive, resistive and safety loads

4. Quick reference data



Table 1. Quick reference data

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{DRM}	repetitive peak off-state voltage			-	-	800	V
$I_T(\text{RMS})$	RMS on-state current	full sine wave; $T_h \leq 110^\circ\text{C}$; Fig. 1 ; Fig. 2 ; Fig. 3		-	-	2	A
I_{TSM}	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 20\text{ ms}$; Fig. 4 ; Fig. 5		-	-	14	A
		full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 16.7\text{ ms}$		-	-	15.4	A
T_j	junction temperature			-	-	125	$^\circ\text{C}$
Static characteristics							
I_{GT}	gate trigger current	$V_D = 12\text{ V}$; $I_T = 0.1\text{ A}$; T2+ G+; $T_j = 25^\circ\text{C}$; Fig. 7		0.25	-	5	mA

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
		$V_D = 12 \text{ V}$; $I_T = 0.1 \text{ A}$; $T_2+ G-$; $T_j = 25^\circ\text{C}$; Fig. 7		0.25	-	5	mA
		$V_D = 12 \text{ V}$; $I_T = 0.1 \text{ A}$; $T_2- G-$; $T_j = 25^\circ\text{C}$; Fig. 7		0.25	-	5	mA
I_H	holding current	$V_D = 12 \text{ V}$; $T_j = 25^\circ\text{C}$; Fig. 9		-	-	5	mA
V_T	on-state voltage	$I_T = 3 \text{ A}$; $T_j = 25^\circ\text{C}$; Fig. 10		-	1.63	2	V
Dynamic characteristics							
dV_D/dt	rate of rise of off-state voltage	$V_{DM} = 536 \text{ V}$; $T_j = 125^\circ\text{C}$; ($V_{DM} = 67\%$ of V_{DRM}); exponential waveform; $R_{GT1(ext)} = 220 \Omega$		-	350	-	V/ μ s
dI_{com}/dt	rate of change of commutating current	$V_D = 400 \text{ V}$; $T_j = 125^\circ\text{C}$; $I_{T(RMS)} = 2 \text{ A}$; $dV_{com}/dt = 20 \text{ V}/\mu\text{s}$; (snubberless condition); gate open circuit		1	-	-	A/ms
		$V_D = 400 \text{ V}$; $T_j = 125^\circ\text{C}$; $I_{T(RMS)} = 2 \text{ A}$; $dV_{com}/dt = 10 \text{ V}/\mu\text{s}$; gate open circuit		1.2	-	-	A/ms

5. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	T1	main terminal 1		
2	T2	main terminal 2		
3	G	gate		
mb	n.c.	mounting base; isolated	 TO-220F (SOT186A)	 <i>sym051</i>

6. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
T202X-800D	TO-220F	plastic single-ended package; isolated heatsink mounted; 1 mounting hole; 3-lead TO-220 "full pack"	SOT186A

7. Limiting values

Table 4. Limiting values

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DRM}	repetitive peak off-state voltage		-	800	V
$I_{T(RMS)}$	RMS on-state current	full sine wave; $T_h \leq 110^\circ\text{C}$; Fig. 1; Fig. 2; Fig. 3	-	2	A
I_{TSM}	non-repetitive peak on-state current	full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 20\text{ ms}$; Fig. 4; Fig. 5	-	14	A
		full sine wave; $T_{j(\text{init})} = 25^\circ\text{C}$; $t_p = 16.7\text{ ms}$	-	15.4	A
I^2t	I^2t for fusing	$t_p = 10\text{ ms}$; SIN	-	0.98	A^2s
dI_T/dt	rate of rise of on-state current	$I_G = 0.2\text{ A}$	-	100	$\text{A}/\mu\text{s}$
I_{GM}	peak gate current		-	2	A
P_{GM}	peak gate power		-	5	W
$P_{G(AV)}$	average gate power	over any 20 ms period	-	0.5	W
T_{stg}	storage temperature		-40	150	$^\circ\text{C}$
T_j	junction temperature		-	125	$^\circ\text{C}$




Fig. 1. RMS on-state current as a function of surge duration; maximum values




Fig. 2. RMS on-state current as a function of heatsink temperature; maximum values




Fig. 3. Total power dissipation as a function of RMS on-state current; maximum values




Fig. 4. Non-repetitive peak on-state current as a function of pulse width; maximum values

8. Characteristics

Table 7. Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
I _{GT}	gate trigger current	V _D = 12 V; I _T = 0.1 A; T2+ G+; T _j = 25 °C; Fig. 7	0.25	-	5	mA
		V _D = 12 V; I _T = 0.1 A; T2+ G-; T _j = 25 °C; Fig. 7	0.25	-	5	mA
		V _D = 12 V; I _T = 0.1 A; T2- G-; T _j = 25 °C; Fig. 7	0.25	-	5	mA
I _L	latching current	V _D = 12 V; I _G = 0.1 A; T2+ G+; T _j = 25 °C; Fig. 8	-	-	5	mA
		V _D = 12 V; I _G = 0.1 A; T2+ G-; T _j = 25 °C; Fig. 8	-	-	10	mA
		V _D = 12 V; I _G = 0.1 A; T2- G-; T _j = 25 °C; Fig. 8	-	-	5	mA
I _H	holding current	V _D = 12 V; T _j = 25 °C; Fig. 9	-	-	5	mA
V _T	on-state voltage	I _T = 3 A; T _j = 25 °C; Fig. 10	-	1.63	2	V
V _{GT}	gate trigger voltage	V _D = 12 V; I _T = 0.1 A; T _j = 25 °C; Fig. 11	-	0.7	1	V
		V _D = 400 V; I _T = 0.1 A; T _j = 125 °C; Fig. 11	0.2	0.3	-	V
I _D	off-state current	V _D = 800 V; T _j = 125 °C	-	0.1	0.5	mA
Dynamic characteristics						
dV _D /dt	rate of rise of off-state voltage	V _{DM} = 536 V; T _j = 125 °C; (V _{DM} = 67% of V _{DRM}); exponential waveform; R _{GT1(ext)} = 220 Ω	-	350	-	V/μs
dI _{com} /dt	rate of change of commutating current	V _D = 400 V; T _j = 125 °C; I _{T(RMS)} = 2 A; dV _{com} /dt = 20 V/μs; (snubberless condition); gate open circuit	1	-	-	A/ms
		V _D = 400 V; T _j = 125 °C; I _{T(RMS)} = 2 A; dV _{com} /dt = 10 V/μs; gate open circuit	1.2	-	-	A/ms




Fig. 7. Normalized gate trigger current as a function of junction temperature




Fig. 8. Normalized latching current as a function of junction temperature




Fig. 9. Normalized holding current as a function of junction temperature




Fig. 10. On-state current as a function of on-state voltage

9. Package outline




Fig. 12. Package outline TO-220F (SOT186A)

IMPORTANT NOTICE – PLEASE READ CAREFULLY

SZGKTMicroelectronics NV and its subsidiaries reserve the right to make changes, corrections, enhancements, modifications, and improvements to SZGKT.